

What is Claimed is:

[c1]

SUB
A' 7

A fabrication method for integrating a plurality of heterogeneous circuit devices in a single substrate, comprising:

- providing a substrate;
- forming a first protective layer over the substrate;
- removing a portion of the first protective layer;
- ion implanting a high voltage well of a first circuit device in the substrate using the partially removed first protective layer;
- forming a second protective layer over the substrate;
- removing a portion of the second protective layer; and
- ion implanting a first low voltage well of a second circuit device in the substrate using the partially removed second protective layer.

[c2]

The method of claim 1, further comprising ion implanting a photodiode in the substrate.

[c3]

The method of claim 1, further comprising forming at least one microelectromechanical system-based element in the substrate.

[c4]

The method of claim 1, wherein providing a substrate comprises providing a layer of silicon.

[c5]

The method of claim 4, wherein providing a layer of silicon comprises providing a layer of p-type silicon.

[c6]

The method of claim 1, wherein providing a substrate comprises providing a silicon-on-insulator wafer comprising a single-crystal-silicon layer, a substrate and an insulator layer therebetween.

[c7]

The method of claim 6, wherein providing a silicon-on-insulator wafer comprises providing a silicon-on-insulator wafer comprising a p-type silicon layer, a substrate and an insulator layer therebetween.

[c8]

The method of claim 1, further comprising:

- forming a third protective layer over the substrate;
- removing a portion of the third protective layer; and

ion implanting a second low voltage well of the second circuit device in the substrate.

[c9] The method of claim 8, further comprising forming a field oxide layer over at least part of each of the high voltage well, the first low voltage well and the second low voltage well.

[c10] The method of claim 8, further comprising ion implanting the substrate to adjust a threshold of the high voltage well, the first low voltage well and the second low voltage well.

[c11] The method of claim 9, further comprising:
forming a polysilicon layer over the gate oxide and the field oxide layer;
and
removing a portion of the polysilicon layer to define a polysilicon gate for each of the high voltage well, the first low voltage well and the second low voltage well.

[c12] The method of claim 11, further comprising:
forming a fourth protective layer over at least the field oxide layer and the polysilicon gates;
removing a portion of the fourth protective layer; and
ion implanting a P-body in the high voltage well of the first circuit device using the partially removed fourth protective layer.

[c13] The method of claim 12, further comprising:
forming a fifth protective layer over at least the field oxide layer and the polysilicon gates;
removing a portion of the fifth protective layer; and
ion implanting at least one N+ source/drain in the P-body, in the high voltage well and in the first low voltage well of the second circuit device using the partially removed fifth protective layer.

[c14] The method of claim 13, further comprising:
forming a sixth protective layer over at least the field oxide layer and the polysilicon gates;

removing a portion of the sixth protective layer; and
ion implanting at least one P+ source/drain in the P-body and in the
second low voltage well of the second circuit device using the partially
removed sixth protective layer.

[c15] The method of claim 14, further comprising forming a passivation oxide layer
over at least the field oxide layer and the polysilicon gates.

[c16] The method of claim 15, further comprising:
forming a plurality of vias through the passivation oxide layer to each of
the N+ and P+ sources/drains;
forming a layer of metal over the passivation oxide layer and in the vias;
and
removing a portion of the layer of metal over the passivation oxide layer
to define a plurality of electrical interconnects.

[c17] A heterogeneous device, comprising:
a substrate;
a high voltage well of a first circuit device defined in the substrate; and
a first low voltage device of a second circuit device defined in the
substrate.

[c18] The device of claim 17, further comprising a photodiode defined in the
substrate.

[c19] The device of claim 17, further comprising at least one microelectromechanical
system-based element defined in the substrate.

[c20] The device of claim 17, wherein the substrate comprises a layer of silicon.

[c21] The device of claim 20, wherein the layer of silicon comprises p-type silicon.

[c22] The device of claim 17, wherein the substrate comprises a silicon-on-insulator
wafer comprising a single-crystal-silicon layer, a substrate and an insulator
layer therebetween.

[c23] The device of claim 22, wherein the single-crystal-silicon layer comprises p-

type silicon.

- [c24] The device of claim 17, further comprising a second low voltage well of the second circuit device defined in the substrate.
- [c25] The device of claim 24, further comprising a field oxide layer over at least part of each of the high voltage well, the first low voltage well and the second low voltage well.
- [c26] The device of claim 25, further comprising a polysilicon gate associated with each of the high voltage well, the first low voltage well and the second low voltage well.
- [c27] The device of claim 26, further comprising:
- a P-body defined in the high voltage well of the first circuit device;
 - an N+ source/drain defined in each of the P-body, the high voltage well and the first low voltage well of the second circuit device; and
 - a P+ source/drain in each of the P-body and the second low voltage well of the second circuit device.
- [c28] The device of claim 27, further comprising:
- a passivation oxide layer over at least the field oxide layer and the polysilicon gates;
 - a plurality of vias through the passivation oxide layer; and
 - a plurality of contacts, each of the contacts extending through the vias and contacting at least one of the sources/drains.
- [c29] A fabrication method for a heterogeneous device, comprising:
- providing a substrate; and
 - successively masking, ion implanting, oxidizing, thin film depositing and annealing the substrate to define a plurality of heterogeneous circuit devices in the substrate.
- [c30] The method of claim 29, further comprising forming at least one microelectromechanical system-based element in the substrate.
- [c31] The method of claim 29, wherein masking the substrate comprises:

forming a protective layer; and
removing a portion of the protective layer.

- [c32] The method of claim 29, wherein ion implanting the substrate to define a plurality of heterogeneous circuit devices in the substrate comprises ion implanting and annealing at least one photodiode.
- [c33] The method of claim 29, wherein ion implanting the substrate to define a plurality of heterogeneous circuit devices in the substrate comprises ion implanting at least one complementary metal oxide semiconductor transistor and at least one double-diffused metal oxide semiconductor transistor.
- [c34] The method of claim 33, wherein ion implanting the substrate to define a plurality of heterogeneous circuit devices in the substrate further comprises ion implanting and annealing at least one photodiode.
- [c35] The method of claim 29, wherein providing a substrate comprises providing a layer of silicon.
- [c36] The method of claim 35, wherein providing a layer of silicon comprises providing a layer of p-type silicon.
- [c37] The method of claim 29, wherein providing a substrate comprises providing a silicon-on-insulator wafer comprising a single-crystal-silicon layer, a substrate and an insulator layer therebetween.
- [c38] The method of claim 37, wherein providing a silicon-on-insulator wafer comprises providing a silicon-on-insulator wafer comprising a p-type silicon layer, a substrate and an insulator layer therebetween.
- [c39] A heterogeneous device, comprising:
a substrate; and
a plurality of heterogeneous circuit devices defined in the substrate.
- [c40] The device of claim 39, wherein the plurality of heterogeneous circuit devices comprises at least one complementary metal oxide semiconductor transistor and at least one double-diffused metal oxide semiconductor transistor.

- 1870-1871, 1872-1873, 1874-1875, 1876-1877, 1878-1879, 1880-1881, 1882-1883, 1884-1885, 1886-1887, 1888-1889, 1890-1891, 1892-1893, 1894-1895, 1896-1897, 1898-1899, 1900-1901, 1902-1903, 1904-1905, 1906-1907, 1908-1909, 1910-1911, 1912-1913, 1914-1915, 1916-1917, 1918-1919, 1920-1921, 1922-1923, 1924-1925, 1926-1927, 1928-1929, 1930-1931, 1932-1933, 1934-1935, 1936-1937, 1938-1939, 1940-1941, 1942-1943, 1944-1945, 1946-1947, 1948-1949, 1950-1951, 1952-1953, 1954-1955, 1956-1957, 1958-1959, 1960-1961, 1962-1963, 1964-1965, 1966-1967, 1968-1969, 1970-1971, 1972-1973, 1974-1975, 1976-1977, 1978-1979, 1980-1981, 1982-1983, 1984-1985, 1986-1987, 1988-1989, 1990-1991, 1992-1993, 1994-1995, 1996-1997, 1998-1999, 2000-2001, 2002-2003, 2004-2005, 2006-2007, 2008-2009, 2010-2011, 2012-2013, 2014-2015, 2016-2017, 2018-2019, 2020-2021, 2022-2023, 2024-2025, 2026-2027, 2028-2029, 2030-2031, 2032-2033, 2034-2035, 2036-2037, 2038-2039, 2040-2041, 2042-2043, 2044-2045, 2046-2047, 2048-2049, 2050-2051, 2052-2053, 2054-2055, 2056-2057, 2058-2059, 2060-2061, 2062-2063, 2064-2065, 2066-2067, 2068-2069, 2070-2071, 2072-2073, 2074-2075, 2076-2077, 2078-2079, 2080-2081, 2082-2083, 2084-2085, 2086-2087, 2088-2089, 2090-2091, 2092-2093, 2094-2095, 2096-2097, 2098-2099, 2100-2101, 2102-2103, 2104-2105, 2106-2107, 2108-2109, 2110-2111, 2112-2113, 2114-2115, 2116-2117, 2118-2119, 2120-2121, 2122-2123, 2124-2125, 2126-2127, 2128-2129, 2130-2131, 2132-2133, 2134-2135, 2136-2137, 2138-2139, 2140-2141, 2142-2143, 2144-2145, 2146-2147, 2148-2149, 2150-2151, 2152-2153, 2154-2155, 2156-2157, 2158-2159, 2160-2161, 2162-2163, 2164-2165, 2166-2167, 2168-2169, 2170-2171, 2172-2173, 2174-2175, 2176-2177, 2178-2179, 2180-2181, 2182-2183, 2184-2185, 2186-2187, 2188-2189, 2190-2191, 2192-2193, 2194-2195, 2196-2197, 2198-2199, 2200-2201, 2202-2203, 2204-2205, 2206-2207, 2208-2209, 2210-2211, 2212-2213, 2214-2215, 2216-2217, 2218-2219, 2220-2221, 2222-2223, 2224-2225, 2226-2227, 2228-2229, 2230-2231, 2232-2233, 2234-2235, 2236-2237, 2238-2239, 2240-2241, 2242-2243, 2244-2245, 2246-2247, 2248-2249, 2250-2251, 2252-2253, 2254-2255, 2256-2257, 2258-2259, 2260-2261, 2262-2263, 2264-2265, 2266-2267, 2268-2269, 2270-2271, 2272-2273, 2274-2275, 2276-2277, 2278-2279, 2280-2281, 2282-2283, 2284-2285, 2286-2287, 2288-2289, 2290-2291, 2292-2293, 2294-2295, 2296-2297, 2298-2299, 2300-2301, 2302-2303, 2304-2305, 2306-2307, 2308-2309, 2310-2311, 2312-2313, 2314-2315, 2316-2317, 2318-2319, 2320-2321, 2322-2323, 2324-2325, 2326-2327, 2328-2329, 2330-2331, 2332-2333, 2334-2335, 2336-2337, 2338-2339, 2340-2341, 2342-2343, 2344-2345, 2346-2347, 2348-2349, 2350-2351, 2352-2353, 2354-2355, 2356-2357, 2358-2359, 2360-2361, 2362-2363, 2364-2365, 2366-2367, 2368-2369, 2370-2371, 2372-2373, 2374-2375, 2376-2377, 2378-2379, 2380-2381, 2382-2383, 2384-2385, 2386-2387, 2388-2389, 2390-2391, 2392-2393, 2394-2395, 2396-2397, 2398-2399, 2400-2401, 2402-2403, 2404-2405, 2406-2407, 2408-2409, 2410-2411, 2412-2413, 2414-2415, 2416-2417, 2418-2419, 2420-2421, 2422-2423, 2424-2425, 2426-2427, 2428-2429, 2430-2431, 2432-2433, 2434-2435, 2436-2437, 2438-2439, 2440-2441, 2442-2443, 2444-2445, 2446-2447, 2448-2449, 2450-2451, 2452-2453, 2454-2455, 2456-2457, 2458-2459, 2460-2461, 2462-2463, 2464-2465, 2466-2467, 2468-2469, 2470-2471, 2472-2473, 2474-2475, 2476-2477, 2478-2479, 2480-2481, 2482-2483, 2484-2485, 2486-2487, 2488-2489, 2490-2491, 2492-2493, 2494-2495, 2496-2497, 2498-2499, 2500-2501, 2502-2503, 2504-2505, 2506-2507, 2508-2509, 2510-2511, 2512-2513, 2514-2515, 2516-2517, 2518-2519, 2520-2521, 2522-2523, 2524-2525, 2526-2527, 2528-2529, 2530-2531, 2532-2533, 2534-2535, 2536-2537, 2538-2539, 2540-2541, 2542-2543, 2544-2545, 2546-2547, 2548-2549, 2550-2551, 2552-2553, 2554-2555, 2556-2557, 2558-2559, 2560-2561, 2562-2563, 2564-2565, 2566-2567, 2568-2569, 2570-2571, 2572-2573, 2574-2575, 2576-2577, 2578-2579, 2580-2581, 2582-2583, 2584-2585, 2586-2587, 2588-2589, 2590-2591, 2592-2593, 2594-2595, 2596-2597, 2598-2599, 2600-2601, 2602-2603, 2604-2605, 2606-2607, 2608-2609, 2610-2611, 2612-2613,